Logic simulation system using simulation processor (SP).
Autor: | Saitoh, M., Iwata, K., Nakamura, A., Kakegawa, M., Masuda, J., Hamamura, H., Hirose, F., Kawato, N. |
---|---|
Zdroj: | 25th ACM/IEEE, Design Automation ConferenceProceedings 1988; 1988, p225-230, 6p |
Databáze: | Complementary Index |
Externí odkaz: |