Design and Implementation of Low-Spur DDFS Utilizing Twice 2nd Order High-Pass Error-Feedback System
| Autor: | Wei-Sheng Jhuang, 莊偉勝 |
|---|---|
| Rok vydání: | 2010 |
| Druh dokumentu: | 學位論文 ; thesis |
| Popis: | 98 In this thesis, we will design and implement a low-spur direct digital frequency synthesizer (DDFS). DDFS has already been studied for a long time. First, we investigate the reason of the spurs generation, and then focus on suppressing the spur generation by phase truncation with the error-feedback (EF) system. In addition, we also introduce the first order high-pass and the second order high-pass error-feedback system. In order to obtain better spectrum purity, we further propose a twice 2nd order high-pass error-feedback system. In this thesis, the design, simulation, and implementation of the error-feedback system in the DDFS are verified by the Matlab and Quartus II v5.0. In addition, we use the programmer to download the programming file (.SOF) via the Altera Stratix II EP2S60 digital signal processing development board, and we measure the output signal to compare the performances. Eventually, we sort out the compilation reports and the measured results of these DDFS methods, and make a conclusion. |
| Databáze: | Networked Digital Library of Theses & Dissertations |
| Externí odkaz: |
|