A Fast-Fourier-Transform-Based Calibration Methodfor Pipeline ADC
| Autor: | Ming-Chun Liang, 梁明鈞 |
|---|---|
| Rok vydání: | 2008 |
| Druh dokumentu: | 學位論文 ; thesis |
| Popis: | 97 This study presents a Fast-Fourier-Transform- Based (FFT-based) digital calibration method for multistage pipeline analog-to-digital converter (ADC). The calibration method can overcome the capacitor mismatch and finite gain of operation amplifier (OPAMP). Because the capacitor mismatch and finite opamp gain would let the radix of all the stages not equal to 2n, the FFT processor can be adopted to evaluate the real radixes of all the stages and generate new digital output to compensate the error caused by nonideal circuits. Moreover, due to the finite gain of OPAMP can be compensated, the specification of the OPAMP gain is not so critical. That is, the low-gain opamp can be implemented to reduce the power dissipation of the pipeline ADC. For the 12-bit ADC, the simulation result reveal the signal-to-noise-and-distortion ratio (SNDR) can be improved beyond 17.4 dB and the variance of effective number of bit (ENOB) can be decreased from 0.417 bits to 0.077 bits. This pipelined ADC is implemented in standard TSMC 0.18um 1P6M Mixed Signal Process technology. The post simulation results show the SNDR is 57.14dB, and the ENOB is 9.2-bit with 1.8V of the power supply and 100MS/s of the sampling rate. The total pipelined ADC power dissipation is about 70mW. |
| Databáze: | Networked Digital Library of Theses & Dissertations |
| Externí odkaz: |
|