A Full Hardware Design for CABAC Encoder of H.264
| Autor: | Che-Chang Yang, 楊哲彰 |
|---|---|
| Rok vydání: | 2007 |
| Druh dokumentu: | 學位論文 ; thesis |
| Popis: | 95 H.264/MPEG-4 Part 10 Advanced Video Coding is a revolutionary new industry standard video codec. In H.264, the Main Profile enables additional reduction including two novel advanced tools for entropy coding of the bitstream syntax: Universal Variable Length Coding/Context-Based Adaptive Variable Length Coding (UVLC/CAVLC) and Context-Based Adaptive Binary Arithmetic Coding (CABAC). In average, CABAC achieves better bit-rate saving over the VLC entropy coding method (UVLC/CAVLC). In this thesis, we propose a full VLSI hardware design for CABAC encoder system which can manage the neighboring context efficiently. Our design consists of the BM module, the arithmetic coder and corresponding packer where the 4-stage pipelined BM module is used to perform operations of binarization and modeling. The VLSI architecture of our CABAC encoder is implemented with TSMC 0.13 μm technology. It occupies 19,339 gate counts and can work with a clock rate of 200 MHz. |
| Databáze: | Networked Digital Library of Theses & Dissertations |
| Externí odkaz: |
|