Study and analysis of the low power low phase noise CMOS complementary LC tank VCO
| Autor: | Chung-Yu Chiang, 蔣宗佑 |
|---|---|
| Rok vydání: | 2005 |
| Druh dokumentu: | 學位論文 ; thesis |
| Popis: | 93 Driven by the exploding growth of the telecommunication market, there is great interest in the development of low power consumption, low cost CMOS solutions for wireless transceiver front-end. A major challenge lies in the design of fully integrated low power voltage controlled oscillators with low phase noise performance. This thesis focus on VCO design and discusses how to design a VCO with low operation voltage, low phase noise, wide tuning range, small chip size and low power consumption. In this study, we present a 2.4GHz complementary LC tank VCO tuned by a pMOS varactor working in the accumulation region which owing the wider tuning range characteristic. And the architecture of VCO adopts both NMOS and PMOS cross-coupled pair to enhance negative conductance. A full integrated low power and low phase noise LC tank VCO is designed and fabricated in standard 0.18um 1P6M CMOS process. The first proposed VCO operates at 1.922GHz with -109.1dBc/Hz at offset frequency 500KHz. The power dissipation is 0.562mW under 1.5V supply voltage. In this thesis, it has a tuning range of 354MHz. The second proposed VCO operates at 1.95GHz with -112.75dBc/Hz at offset frequency 600KHz. The power dissipation is 2.77mW under 1.5V supply voltage. In this thesis, it has a tuning range of 340MHz. |
| Databáze: | Networked Digital Library of Theses & Dissertations |
| Externí odkaz: |
|