Hierarchical Interface Design Methodology: Using Real-Time MPEG1 Audio layer3 codec as a case
| Autor: | Jun-Sheng Zheng, 鄭君聖 |
|---|---|
| Rok vydání: | 2002 |
| Druh dokumentu: | 學位論文 ; thesis |
| Popis: | 90 In this thesis a method for rapidly SoC IP interface design, which is called hierarchical interface design method and models is presented. The hierarchical interface design method is an interface design scheme that can be used to integrate different IPs easily. The main concept is to design IP and its interface separately. It introduces a virtual interface concept and views every IP as a virtual component. Since every virtual component has a simple and fixed virtual component interface protocol, they can be integrated into any bus architecture easily. To verify the practicability, we use the hierarchical interface design method to implement a real-time MP3 codec system interface. We use a simplified algorithm and pipelined architecture to perform high computation complexity part (poly phase analysis/synthesis filter bank, MDCT/IMDCT) of MP3 coding/decoding process. Finally a software/hardware co-simulation is done to verify the entire MP3 real-time codec system. Experiments show that the hierarchical interface design methodology results in minor hardware overhead on the original design. Different IPs can integrate in this scheme to reduce time to market. |
| Databáze: | Networked Digital Library of Theses & Dissertations |
| Externí odkaz: |
|