FIDER: A Force-Balance-Based Interconnect Delay Driven Re-Synthesis Algorithm for Data-Path Optimization After Floorplan
Autor: | Wang, Yunfeng, Bian, Jinian, Hong, Xianlong, Zhou, Qiang, Wu, Qiang |
---|---|
Zdroj: | In Tsinghua Science & Technology 2007 12(1):63-69 |
Databáze: | ScienceDirect |
Externí odkaz: |