Zero skew clock routing in X-architecture based on an improved greedy matching algorithm

Autor: Shen, Weixiang, Cai, Yici, Hong, Xianlong, Hu, Jiang, Lu, Bing
Zdroj: In Integration, the VLSI Journal 2008 41(3):426-438
Databáze: ScienceDirect