Design and verification of multiple SEU mitigated circuits on SRAM-based FPGA system
Autor: | Yu, Jian, Cai, Chang, Ning, Bingxu, Gao, Shuai, Liu, Tianqi, Xu, Liewei, Shen, Mingjie, Yu, Jun |
---|---|
Zdroj: | In Microelectronics Reliability November 2021 126 |
Databáze: | ScienceDirect |
Externí odkaz: |