Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI
Autor: | Johannah, J. Jeba, Korah, Reeba, Kalavathy, Maria, Sivanandham |
---|---|
Zdroj: | In Microelectronics Journal April 2017 62:137-145 |
Databáze: | ScienceDirect |
Externí odkaz: |