Design and Performance Optimization of a Bi-Channel Ge-GaAs Vertical Tunnel Field Effect Transistor with High Switching Speed and Improved Tunneling Rate
| Autor: | Zahra Ahangari |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2024 |
| Předmět: | |
| Zdroj: | Iranian Journal of Electrical and Electronic Engineering, Vol 20, Iss 2, Pp 11-19 (2024) |
| Druh dokumentu: | article |
| ISSN: | 1735-2827 2383-3890 54313864 |
| Popis: | In this paper, an innovative vertical bi-channel tunnel field effect transistor is presented that exploits line tunneling mechanism to achieve improved electrical performance. In this device, the source contains germanium, while the channel and drain regions consist of GaAs., which results in a type-II heterostructure with low resistance tunneling barrier. The source region is situated in a vertical position, enclosed by two sidewall channels that encompass a broad area of tunneling. Our proposed design effectively blocks the electric field that is originated from the drain at the tunneling junction, thereby conferring high immunity to drain induced barrier thinning effect. The device that has been suggested offers a significantly greater on-state current, a factor of 144, when compared to the traditional TFET and provides a subthreshold swing of 3mV/dec and an on/off current ratio of 9.76×1010. According to statistical analysis, the design parameters of metal gate workfunction value and source doping concentration are crucial and have the potential to impact device performance. Therefore, selecting the appropriate combination of these parameters is essential. The proposed device serves as a foundation for the development of computing systems that are low in power and high in speed. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|