Embedded Processor Oriented Compiler Infrastructure
| Autor: | DJUKIC, M., POPOVIC, M., CETIC, N., POVAZAN, I. |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2014 |
| Předmět: | |
| Zdroj: | Advances in Electrical and Computer Engineering, Vol 14, Iss 3, Pp 123-130 (2014) |
| Druh dokumentu: | article |
| ISSN: | 1582-7445 1844-7600 |
| DOI: | 10.4316/AECE.2014.03016 |
| Popis: | In the recent years, research of special compiler techniques and algorithms for embedded processors broaden the knowledge of how to achieve better compiler performance in irregular processor architectures. However, industrial strength compilers, besides ability to generate efficient code, must also be robust, understandable, maintainable, and extensible. This raises the need for compiler infrastructure that provides means for convenient implementation of embedded processor oriented compiler techniques. Cirrus Logic Coyote 32 DSP is an example that shows how traditional compiler infrastructure is not able to cope with the problem. That is why the new compiler infrastructure was developed for this processor, based on research. in the field of embedded system software tools and experience in development of industrial strength compilers. The new infrastructure is described in this paper. Compiler generated code quality is compared with code generated by the previous compiler for the same processor architecture. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|