| Autor: |
Al. A. Petrovsky, A. V. Stankevich, A. A. Petrovsky |
| Jazyk: |
ruština |
| Rok vydání: |
2016 |
| Předmět: |
|
| Zdroj: |
Informatika, Vol 0, Iss 3, Pp 21-33 (2016) |
| Druh dokumentu: |
article |
| ISSN: |
1816-0301 |
| Popis: |
The paper describes a three-stage pipeline architecture implementation of the CABAC decoder for mobile applications, with image resolution up to 625SD. The decoder architecture is suggested for pipeline calculations with the decoding performance of one bin per clock cycle. The decoder is compatible with profiles high profile, high 10 profile and high 4:2:2 profile and supports regime MBAFF and 8×8 blocks. It is scalable both in the resolution and in the supported decoding tools described in standard H.264. A comparison of our implementation with implementations of a prototype CABAC decoder on FPGA from the company Xilinx is given. |
| Databáze: |
Directory of Open Access Journals |
| Externí odkaz: |
|
