| Autor: |
Wei Zhaochuan, Pan Jundao, Wu Guozeng |
| Jazyk: |
čínština |
| Rok vydání: |
2018 |
| Předmět: |
|
| Zdroj: |
Dianzi Jishu Yingyong, Vol 44, Iss 6, Pp 124-128 (2018) |
| Druh dokumentu: |
article |
| ISSN: |
0258-7998 |
| DOI: |
10.16157/j.issn.0258-7998.173766 |
| Popis: |
In order to realize the high real-time, miniaturization and low power consumption of Beidou satellite navigation receiver, a design scheme of carrier tracking loop based on SoC FPGA is proposed. Through the analysis of FLL and PLL, and using SOPC technology, the carrier tracking loop based on SoC FPGA is realized, and the carrier can be completely stripped inside the FPGA. The test results show that the scheme can realize fast and accurate tracking of carrier signals, and has good real-time and application value. |
| Databáze: |
Directory of Open Access Journals |
| Externí odkaz: |
|
