Introduction of the structure, modeling and analysis of junctionless heterostructure Si/Si1-xGex transistor
| Autor: | reyhaneh ejlali, saeed haji-nasiri, alireza Kashaniniya, Arash Dana |
|---|---|
| Jazyk: | perština |
| Rok vydání: | 2023 |
| Předmět: | |
| Zdroj: | مجله مدل سازی در مهندسی, Vol 21, Iss 72, Pp 109-121 (2023) |
| Druh dokumentu: | article |
| ISSN: | 2008-4854 2783-2538 |
| DOI: | 10.22075/jme.2022.27168.2274 |
| Popis: | In Junctionless transistors, the source-channel-drain doping is of the same type and level, hence, the process of making Junctionless transistors is easier than inverting mode transistor. Despite this benefit, reducing the transconductance of Junctionless transistors due to reduced carrier velocity makes the operation of this type of transistor difficult for analog, radio frequency and high frequency noise usages. An effective method that increases the trans-conductance of Junctionless transistors without reducing efficiency is using a heterogeneous structure in the channel. In the present article, using Si and Si1-xGex materials in the channel is proposed and modeled so as to enhance the transconductance of Junctionless transistor. The special structure of the proposed transistor, called JL-Si / Si1-xGex, eliminates the intervalley scattering between valleys of ∆2 and ∆4. This increases the velocity of the electron and consequently enhances the transconductance. The outcomes of the modelling of the proposed JL-Si / Si1-xGex heterostructure transistor indicate the maximum transconductance of 2.5 mS / um, which increases 50% compared to similar silicon transistor. Moreover, calculations which are extracted from modelling demonstrate that the proposed JL-Si / Si1-xGex transistor has a unity gain cutoff frequency of 750 GHz, minimum noise figure of 65.0 dB, and an available gain of 28.5 dB. The parameters of cut-off frequency, minimum noise figure and available gain of the proposed JL-Si / Si1-xGex transistor have been improved by 34%, 62.5% and 53%, respectively, compared to the JL-Si transistor with similar dimensions. The proposed device can be suitable candidate for RFIC applications. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|