Surface morphology engineering of metal oxide-transition metal dichalcogenide heterojunction
| Autor: | Chang-Hwan Oh, Roshni Satheesh Babu, Seung-Il Kim, Dong-Park Lee, Gyuhyeon Sim, Do-Hyeon Lee, Yeonjin Je, Kim Chan Hwi, Woo Jin Jeong, Gyeong Hee Ryu, Jun Young Kim, Sang Yong Nam, Jae Hyun Lee, Jun Hong Park |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2022 |
| Předmět: | |
| Zdroj: | Journal of Asian Ceramic Societies, Vol 10, Iss 4, Pp 722-730 (2022) |
| Druh dokumentu: | article |
| ISSN: | 21870764 2187-0764 |
| DOI: | 10.1080/21870764.2022.2117892 |
| Popis: | A tremendous effort has been made to develop 2D materials-based FETs for electronic applications due to their atomically thin structures. Typically, the electrical performance of the device can vary with the surface roughness and thickness of the channel layer. Therefore, a two-step surface engineering process is demonstrated to tailor the surface roughness and thickness of MoSe2 multilayers involving exposure of O2 plasma followed by dipping in (NH4)2S(aq) solution. The O2 plasma treatment generated an amorphous MoOx layer to form a MoOx/MoSe2 heterojunction, and the (NH4)2S(aq) treatment tailored the surface roughness of the heterojunction. The ON/OFF current ratio of MoSe2 FET is about 1.1 × 105 and 5.7 × 104 for bare and chemically etched MoSe2, respectively. The surface roughness of the chemically treated MoSe2 is higher than that of the bare, 4.2 ± 0.5 nm against 3.6 ± 0.5 nm. Conversely, a 1-hour exposure of the multilayer MoOx/MoSe2 heterostructure with the (NH4)2S(aq) solution removed the amorphous oxide layer and scaled down the thickness of MoSe2 from ~92.2 nm to ~38.9 nm. The preliminary study shows that this simple two-step strategy can obtain a higher surface-area-to-volume ratio and thickness engineering with acceptable variation in electrical properties. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|