Design and implementation of SRIO multiple channel control system based on FPGA

Autor: Xue Pei, Guan Jian, Shao Chunwei, Zhang Xingang, Zheng Sixu
Jazyk: čínština
Rok vydání: 2023
Předmět:
Zdroj: Dianzi Jishu Yingyong, Vol 49, Iss 1, Pp 107-113 (2023)
Druh dokumentu: article
ISSN: 0258-7998
DOI: 10.16157/j.issn.0258-7998.222857
Popis: In board and chip interconnection, SRIO(Serail RapidIO) has higher bandwidth and reliability than other protocol. In this paper, the HELLO format of the MSG (message) interface is used to multi-interface design method at the sending end, and the Round-Robin processing mechanism is used internally to realize the competition processing of the multi-channel interface sharing one SRIO interface when sending data at the same time. It supports the arbitrary expansion of the number of interfaces and the clock domain. After testing and verification, the system can realize the data sending and receiving of 64 channels under different clocks at most, and the delay between the single channel and the packet can be as low as 4μs. It has good application value in the direction of SRIO transmission application.
Databáze: Directory of Open Access Journals