Evaluation of gate drive circuit effect in cascode GaN-based applications
| Autor: | Q.Y. Tan, E.M.S. Narayanan |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2021 |
| Předmět: | |
| Zdroj: | Bulletin of the Polish Academy of Sciences: Technical Sciences, Vol 69, Iss 2 (2021) |
| Druh dokumentu: | article |
| ISSN: | 2300-1917 86742876 |
| DOI: | 10.24425/bpasts.2021.136742 |
| Popis: | This work evaluates the influence of gate drive circuitry to cascode GaN device’s switching waveforms. This is done by comparing three PCBs using three double-pulse-test (DPT) with different gate driving loop design. Among important parasitic elements, source-side inductance shows a significant impact to gate-source voltage waveform. A simulation model based on experimental measurement of the cascode GaNFET used in this work is modified by author. The simulation model is implemented in a synchronous buck converter topology and hereby to assess the impact of gate driving loop of cascode GaN device in both continuous conduction mode (CCM) and critical conduction mode (CRM). Apart from simulation, a synchronous buck converter prototype is presented for experimental evaluation, which shows a 99.15% efficiency at 5A under soft-switching operation (CRM) with a 59ns dead-time. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|