DESIGN AND IMPLEMENTATION OF A VHDL PROCESSOR FOR DCT BASED IMAGE COMPRESSION
| Autor: | Md. Shabiul Islam, M.S. Bhuyan, M. Salim Beg, Masuri Othman |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2017 |
| Předmět: | |
| Zdroj: | ASEAN Journal on Science and Technology for Development, Vol 24, Iss 4, Pp 393-406 (2017) |
| Druh dokumentu: | article |
| ISSN: | 0217-5460 2224-9028 |
| DOI: | 10.29037/ajstd.211 |
| Popis: | This paper describes the design and implementation of a VHDL processor meant for performing 2D-Discrete Cosine Transform (DCT) to use in image compression applications. The design flow starts from the system specification to implementation on silicon and the entire process is carried out using an advanced workstation based design environment for digital signal processing. The software allows the bit-true analysis to ensure that the designed VLSI processor satisfies the required specifications. The bit-true analysis is performed on all levels of abstraction (behavior, VHDL etc.). The motivation behind the work is smaller size chip area, faster processing, reducing the cost of the chip |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|