Low Power and Improved Speed Montgomery Multiplier using Universal Building Blocks
| Autor: | P. Velrajkumar, C. Senthilpari, J. Sheela Francisca, T. Nirmal Raj |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2019 |
| Předmět: | |
| Zdroj: | International Journal of Electronics and Telecommunications, Vol vol. 65, Iss No 3, Pp 477-483 (2019) |
| Druh dokumentu: | article |
| ISSN: | 2081-8491 2300-1933 |
| DOI: | 10.24425/ijet.2019.129802 |
| Popis: | This paper describes the arithmetic blocks based on Montgomery Multiplier (MM), which reduces complexity, gives lower power dissipation and higher operating frequency. The main objective in designing these arithmetic blocks is to use modified full adder structure and carry save adder structure that can be implemented in algorithm based MM circuit. The conventional full adder design acts as a benchmark for comparison, the second is the modified Boolean equation for full adder and third design is the design of full adder consisting of two XOR gate and a 2-to-1 Multiplexer. Besides Universal gates such as NOR gate and NAND gate, full adder circuits are used to further improve the speed of the circuit. The MM circuit is evaluated based on different parameters such as operating frequency, power dissipation and area of occupancy in FPGA board. The schematic designs of the arithmetic components along with the MM architecture are constructed using Quartus II tool, while the simulation is done using Model sim for verification of circuit functionality which has shown improvement on the full adder design with two XOR gate and one 2-to-1 Multiplexer implementation in terms of power dissipation, operating frequency and area. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|