Design, FPGA-based Implementation and Performance of a Pseudo Random Number Generator of Chaotic Sequences
| Autor: | DRIDI, F., EL ASSAD, S., EL HADJ YOUSSEF, W., MACHHOUT, M., SAMHAT, A. E. |
|---|---|
| Jazyk: | angličtina |
| Rok vydání: | 2021 |
| Předmět: | |
| Zdroj: | Advances in Electrical and Computer Engineering, Vol 21, Iss 2, Pp 41-48 (2021) |
| Druh dokumentu: | article |
| ISSN: | 1582-7445 1844-7600 |
| DOI: | 10.4316/AECE.2021.02005 |
| Popis: | Pseudo-Random Number Generator of Chaotic Sequences (PRNG-CS) has caught the attention in various security applications, especially for stream and block ciphering, steganography, and digital watermarking algorithms. Indeed, in all chaos-based cryptographic systems, the chaotic generator plays a vital role and exhibits appropriate cryptographic properties. Due to the technological outbreak, as well as the rapid growth of the Internet of Things (IoT) technology and their various use cases, PRNGs-CS software implementation remains an open issue to meet its service requirements. The hardware implementation is one of the most flagship technology used to implement PRNGs-CS with the aim is to provide high-performance requirements for such application security. Therefore, in this work, we propose a new PRNGs-SC-based architecture. The latter consists of three discrete chaotic maps weakly coupled, as well as, the Piecewise Linear Chaotic Map (PWLCM), the Skew Tent, and the Logistic map. The chaotic system is designed on Xilinx Spartan-6 FPGA-board, using Very High-Speed Integrated Circuit Hardware Description Language (VHDL). Simulation results, performed over the ISE Design Suite environment, prove the effectiveness of our proposed architecture in terms of robustness against statistical attacks, throughput, and hardware cost. So, based on its architecture and the simulation results the proposed PRNG-SC can be used in cryptographic applications. |
| Databáze: | Directory of Open Access Journals |
| Externí odkaz: |
|