| Autor: |
Paolozzi, L., Milanesio, M., Moretti, T., Cardella, R., Kugathasan, T., Picardi, A., Elviretti, M., Rücker, H., Cadoux, F., Cardarelli, R., Cecconi, L., Débieux, S., Favre, Y., Fenoglio, C. A., Ferrere, D., Gonzalez-Sevilla, S., Iodice, L., Kotitsa, R., Magliocca, C., Nessi, M., Pizarro-Medina, A., Saidi, J., Pinto, M. Vicente Barreto, Zambito, S., Iacobucci, G. |
| Rok vydání: |
2024 |
| Předmět: |
|
| Druh dokumentu: |
Working Paper |
| Popis: |
A monolithic silicon pixel ASIC prototype, produced in 2024 as part of the Horizon 2020 MONOLITH ERC Advanced project, was tested with a 120 GeV/c pion beam. The ASIC features a matrix of hexagonal pixels with a 100 \mu m pitch, read by low-noise, high-speed front-end electronics built using 130 nm SiGe BiCMOS technology. It includes the PicoAD sensor, which employs a continuous, deep PN junction to generate avalanche gain. Data were taken across power densities from 0.05 to 2.6 W/cm2 and sensor bias voltages from 90 to 180 V. At the highest bias voltage, corresponding to an electron gain of 50, and maximum power density, an efficiency of (99.99 \pm 0.01)% was achieved. The time resolution at this working point was (24.3 \pm 0.2) ps before time-walk correction, improving to (12.1 \pm 0.3) ps after correction. |
| Databáze: |
arXiv |
| Externí odkaz: |
|
