| Autor: |
Seki, Ikuo, Nakashi, Kenichi, Ushida, Mitsuhiko, Taniguchi, Kenji |
| Jazyk: |
angličtina |
| Rok vydání: |
1996 |
| Předmět: |
|
| Zdroj: |
九州大学大学院システム情報科学紀要. 1:45-50 |
| ISSN: |
1342-3819 |
| Popis: |
This paper describes a CMOS 1st-order delay-line DPLL in l.2μm technology for clock regeneration. We have employed a parallel-architecture PC (Phase Comparator) to improve the speed and a DCO (Digitally Controlled Oscillator) without timing hazard. And we have also laid it out in 1.2μm CMOS, and simulated its performance by SPICE as well as logic simulation. Results show that the DPLL operates up to 60MHz, and that lock-in ranges are +5/-5% for regular" 10" input and +5/-5% for 2^13-1 PRBS (Pseudo-Random Bit Sequence) input, respectively. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
