Synthesis and VHDL Implementation of Fuzzy Logic Controller for Dynamic Voltage and Frequency Scaling (DVFS) Goals in Digital Processors
| Autor: | Pourshaghaghi, H.R., Echeverri Escobar, J.D., Pineda de Gyvez, J., Dadios, E.P. |
|---|---|
| Přispěvatelé: | Electronic Systems |
| Rok vydání: | 2012 |
| Předmět: | |
| Zdroj: | Fuzzy logic : controls, concepts, theories and applications, 185-202 STARTPAGE=185;ENDPAGE=202;TITLE=Fuzzy logic : controls, concepts, theories and applications |
| DOI: | 10.5772/36184 |
| Popis: | The concept of power consumption is becoming the primary concern in modern high performance processors, and in digital circuits and system on chips (SoCs). While CMOS technology has been scaling towards smaller feature sizes, the performance of digital systems has been exponentially increasing as clock frequency increases. Also the computational workload and hence the activity of a digital circuit may change substantially and it exposes a lot of breakthroughs in the exploitation of adaptive low power methodologies. Dynamic voltage and frequency scaling (DVFS) is a popular system level power management technique that dynamically scales the supply voltage and clock frequency level of device (Rabaey, 2010). A DVFS system can be considered as a closed loop control system: contingent on the observed workload, supply voltage and operational speed gets adjusted. Since the changes in supply voltages do not occur instantaneously due to the fact that some delays are involved the large capacitance on the supply rails, the main real challenge in the design of such a system lies in how to measure and predict the workload of processor to change supply voltage accurately. The efficiency of DVFS strongly depends on the accuracy of the workload estimation, and note that misestimating can substantially reduce the effectiveness of such closed loop systems. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|