Regional cache organization for NoC based many-core processors
| Autor: | Tianzhou Chen, John Ye, Man Cao, Zening Qu |
|---|---|
| Rok vydání: | 2013 |
| Předmět: |
Snoopy cache
Hardware_MEMORYSTRUCTURES Computer science CPU cache Cache coloring Computer Networks and Communications Applied Mathematics Cache-only memory architecture Cache pollution Theoretical Computer Science Smart Cache Computer architecture Computational Theory and Mathematics Cache Cache algorithms |
| Zdroj: | Journal of Computer and System Sciences. 79(2):175-186 |
| ISSN: | 0022-0000 |
| DOI: | 10.1016/j.jcss.2012.05.002 |
| Popis: | As the number of Processing Elements (PEs) on a single chip keeps growing, we are now facing with slower memory references due to longer wire delay, intenser on-chip resource contention and higher network traffic congestion. Network on Chip (NoC) is now considered as a promising paradigm of inter-core connection for future many-core processors. In this paper, we examined how the regional cache organizations drastically reduce the average network latency, and proposed a regional cache architecture with Delegate Memory Management Units (D-MMUs) for NoC based processors. Experiments showed that the L2 cache access latency is largely determined by its organization and inter-connection paradigm with PEs in the NoC, and that the regional organization is essentially important for better NoC cache performance. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full Text from ScienceDirect