Elementary operations: a novel concept for source-level timing estimation
Autor: | Danko Ivošević, Nikolina Frid, Vlado Sruk |
---|---|
Rok vydání: | 2019 |
Předmět: |
0209 industrial biotechnology
Source code General Computer Science Computer science Design space exploration Distributed computing Time to market media_common.quotation_subject lcsh:Automation lcsh:Control engineering systems. Automatic machinery (General) 02 engineering and technology lcsh:TJ212-225 020901 industrial engineering & automation Software 0202 electrical engineering electronic engineering information engineering timing estimation system level design heterogeneous embedded systems elementary operations lcsh:T59.5 Dimensioning media_common Abstraction (linguistics) Electronic system-level design and verification Timing estimation business.industry 020208 electrical & electronic engineering Control and Systems Engineering Cache business |
Zdroj: | Automatika, Vol 60, Iss 1, Pp 91-104 (2019) Automatika : časopis za automatiku, mjerenje, elektroniku, računarstvo i komunikacije Volume 60 Issue 1 |
ISSN: | 1848-3380 0005-1144 |
Popis: | Early application timing estimation is essential in decision making during design space exploration of heterogeneous embedded systems in terms of hardware platform dimensioning and component selection. The decisions which have the impact on project duration and cost must be made before a platform prototype is available and software code is ready to be linked and thus timing estimation must be done using high-level models and simulators. Because of the ever increasing need to shorten the time to market, reducing the amount of time required to obtain the results is as important as achieving high estimation accuracy. In this paper, we propose a novel approach to source-level timing estimation with the aim to close the speed-accuracy gap by raising the level of abstraction and improving result reusability. We introduce a concept – elementary operations as distinct parts of source code which enable capturing platform behaviour without having the exact model of the processor pipeline, cache etc. We also present a timing estimation method which relies on elementary operations to craft hardware profiling benchmark and to build application and platform profiles. Experiments show an average estimation error of 5%, with maximum below 16%. |
Databáze: | OpenAIRE |
Externí odkaz: |