Architectural study of reconfigurable photonic Networks-on-Chip for multi-core processors
| Autor: | Hugo Thienpont, Christof Debaes, J. Van Campenhout, I. Artundo, M. Loperena, Wim Heirman |
|---|---|
| Přispěvatelé: | Applied Physics and Photonics |
| Jazyk: | angličtina |
| Rok vydání: | 2009 |
| Předmět: |
Interconnection
Multi-core processor Technology and Engineering no keyword business.industry Computer science Optical communication Photonic switching systems Context (language use) Topology (electrical circuits) ComputerSystemsOrganization_PROCESSORARCHITECTURES Optical interconnections Computer Science::Hardware Architecture Network on a chip Parallel architectures Reconfigurable architectures Embedded system Photonics business Communication channel Multiprocessor interconnection |
| Zdroj: | Annual meeting of the IEEE Photonics Society, 22nd, Proceedings Vrije Universiteit Brussel |
| Popis: | Photonic Networks-on-Chip (NoCs) have become a promising route to interconnect processor cores on chip multiprocessors (CMP) in a power efficient way. Although several photonic NoC proposals exist, their use is limited to the communication of large data messages due to a relatively long set-up time for the photonic channels. In this work, we evaluate a reconfigurable photonic NoC in which the topology is adapted automatically to the evolving traffic situation. This way, long photonic channel set-up times can be tolerated which makes our approach more compatible in the context of shared-memory CMPs. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|