| Autor: |
G. T. Davis, B. M. Bass, M. A. Rinaldi, Jean Calvignac, R. H. Boivie, M. Heddes, R. K. Sabhikhi, Marcel Waldvogel, Mohammad Peyravian, C. Basso, J. R. Allen, Andreas Herkersdorf, L. Frelechoux, J. F. Logan, A. Kind, M. S. Siegel |
| Rok vydání: |
2003 |
| Předmět: |
|
| Zdroj: |
Scopus-Elsevier |
| ISSN: |
0018-8646 |
| DOI: |
10.1147/rd.472.0177 |
| Popis: |
Deep packet processing is migrating to the edges of service provider networks to simplify and speed up core functions. On the other hand, the cores of such networks are migrating to the switching of high-speed traffic aggregates, e.g., using switching with dense wavelength division multiplexing (DWDM). As a result, more services will need to be performed at the edges, both on behalf of the core and end users. Associated network equipment will therefore require high flexibility to support evolving high-level services as well as extraordinary performance to deal with the high packet rates. Whereas in the past network equipment were based either on general-purpose processors (GPPs) or application-specific integrated circuits (ASICs), favoring flexibility over speed or vice versa, the network processor approach achieves both flexibility and performance. The key advantage of network processors is that hardware-level performance is complemented by flexible software architecture. In this paper, we describe the IBM PowerNP™ NP4GS3 network processor and how it addresses these issues. Its hardware and software design characteristics and its comprehensive base operating software of this network processor make it well suited for a wide range of networking applications. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
