LOW LEAKAGE CHARGE RECYCLING TECHNIQUE FOR POWER MINIMIZATION IN CNTFET CIRCUITS
| Autor: | Alagar M. Kalpana, Manickam Kavitha |
|---|---|
| Rok vydání: | 2019 |
| Předmět: |
Digital electronics
Power gating Materials science business.industry General Engineering Hardware_PERFORMANCEANDRELIABILITY Electrostatics Carbon nanotube field-effect transistor Power (physics) lcsh:TA1-2040 Dynamic demand Hardware_INTEGRATEDCIRCUITS Electronic engineering lcsh:Engineering (General). Civil engineering (General) Standby power business Hardware_LOGICDESIGN Electronic circuit |
| Zdroj: | Acta Polytechnica, Vol 59, Iss 1, Pp 24-34 (2019) |
| ISSN: | 1805-2363 1210-2709 |
| DOI: | 10.14311/ap.2019.59.0024 |
| Popis: | Carbon Nanotube Field Effect Transistor (CNTFET) is one of the most promising candidates in the near future for digital design due to its better electrostatics and higher mobility characteristics. Parameters that determine the CNTFET performance are the number of tubes, pitch, diameter and oxide thickness. In this paper, a power gating design methodology to realise low power CNTFET digital circuits even under device parameter changes is presented. Investigation about the effect of different CNTFET parameters on dynamic and standby power is carried out. Simulation results reveal that the power gated circuits suppress a maximum of about 67% dynamic power and 59% standby power compared to conventional circuits. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|