A microcontroller with 96% power-conversion efficiency using stacked voltage domains
| Autor: | Jacinto Garcia Martinez, Arjun Majumdar, Kofi A. A. Makinwa, Kristof Blutman, Ajay Kapoor, Leo Sevat, Juan Echeverri, Hamed Fatemi, Arnoud van der Wel, Jose Pineda de Gyvez |
|---|---|
| Přispěvatelé: | Electronic Systems |
| Jazyk: | angličtina |
| Rok vydání: | 2016 |
| Předmět: |
Engineering
Low-dropout regulator business.industry 020208 electrical & electronic engineering Voltage divider 02 engineering and technology Voltage regulator Hardware_PERFORMANCEANDRELIABILITY 020202 computer hardware & architecture Microcontroller CMOS Dropout voltage Hardware_GENERAL 0202 electrical engineering electronic engineering information engineering Electronic engineering Hardware_INTEGRATEDCIRCUITS Voltage multiplier CPU core voltage business |
| Zdroj: | 2016 IEEE Symposium on VLSI Circuits, 15-17 June 2016, Honolulu, Hawaii, 1-2 STARTPAGE=1;ENDPAGE=2;TITLE=2016 IEEE Symposium on VLSI Circuits, 15-17 June 2016, Honolulu, Hawaii VLSI Circuits |
| Popis: | This paper presents a CMOS 40nm microcontroller where for the first time, stacked voltage domains are used. The system features an ARM Cortex M0+ processor, 4kB ROM, 16kB SRAM, peripherals, and an on-chip switched-capacitor voltage regulator (SCVR). By using voltage stacking the test chip achieves state-of-the-art (96%) power-conversion efficiency and observed power savings run from 23% to 63% depending upon the payload current, while supply voltage variations are reduced from 5.6mV to 3.8mV (RMS). |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|