Gated-CNN: Combating NBTI and HCI aging effects in on-chip activation memories of Convolutional Neural Network accelerators
| Autor: | Nicolás Landeros Muñoz, Alejandro Valero, Rubén Gran Tejero, Davide Zoni |
|---|---|
| Rok vydání: | 2022 |
| Předmět: |
Duty cycle
Bit flip patterns Threshold voltage degradation Hot Carrier Injection Hardware and Architecture Negative Bias Temperature Instability Access patterns Bit flip patterns Duty cycle Hot Carrier Injection Negative Bias Temperature Instability Threshold voltage degradation Software Access patterns |
| Zdroj: | Zaguán. Repositorio Digital de la Universidad de Zaragoza instname |
| ISSN: | 1383-7621 |
| Popis: | Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) are two of the main reliability threats in current technology nodes. These aging phenomena degrade the transistor''s threshold voltage (Vth) over the lifetime of a digital circuit, resulting in slower transistors that eventually lead to a faulty operation when the critical paths become longer than the processor cycle time. Among all the transistors on a chip, the most vulnerable transistors to such wearout effects are those used to implement SRAM storage, since memory cells are continuously degrading. In particular, NBTI ages PMOS cell transistors when a given logic value is stored for a long period (i.e., a long duty cycle), whereas HCI ages NMOS cell transistors not only when the stored value flips but also when it is accessed. This work focuses on mitigating aging in the on-chip SRAM memories of Convolutional Neural Network (CNN) accelerators storing activations. This paper makes two main contributions. At the software level, we quantify the aging induced by current CNN benchmarks with a characterization study of duty cycle, flip, and access patterns in every activation memory cell. Based on the insights from this study, this work proposes a novel microarchitectural technique, Gated-CNN, that ensures a uniform aging degradation of every memory cell. To do so, Gated-CNN exploits power-gating and address rotation techniques tailored to the memory demands and temporal/spatial localities exhibited by CNN applications, as well as the memory organization and management of CNN accelerators. Experimental results show that, compared to a conventional design, the average Vth degradation savings are at least as much as 49% depending on the type of transistor. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|
Full Text from ScienceDirect