Hierarchical Simulation of Process Variations and Their Impact on Circuits and Systems: Results
| Autor: | C. P. J. Salzig, R. Jancke, Siegfried Selberherr, Jurgen Lorenz, Peter Evanschitzky, C. Kampen, E. Bär, Tanja Clees, U. Paschen |
|---|---|
| Přispěvatelé: | Publica |
| Rok vydání: | 2011 |
| Předmět: |
Engineering
Process modeling system simulation Semiconductor device modeling Integrated circuit law.invention law Hardware_INTEGRATEDCIRCUITS Electronic engineering process modeling Hierarchical control system Electrical and Electronic Engineering process variation Electronic circuit device simulation business.industry process simulation sensitivity yield Electronic Optical and Magnetic Materials Design for manufacturability Behavioral modeling circuit simulation manufacturability business Technology CAD semiconductor device modeling |
| Zdroj: | IEEE Transactions on Electron Devices. 58:2227-2234 |
| ISSN: | 1557-9646 0018-9383 |
| DOI: | 10.1109/ted.2011.2150226 |
| Popis: | Process variations increasingly challenge the manufacturability of advanced devices and the yield of integrated circuits. Technology computer-aided design (TCAD) has the potential to make key contributions to minimize this problem, by assessing the impact of certain variations on the device, circuit, and system. In this way, TCAD can provide the information necessary to decide on investments in the processing level or the adoption of a more variation tolerant process flow, device architecture, or design on circuit or chip level. Five Fraunhofer institutes joined forces to address these issues. Their own software tools, e.g., for lithography/topography simulation, mixed-mode device simulation, compact model extraction, and behavioral modeling, have been combined with commercial tools to est ablish a hierarchical system of simulators in order to analyze process variations from their source, e.g., in a lithography step, through device fabrication up to the circuit and system levels. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|