Hierarchical Yield-Aware Synthesis Methodology Covering Device-, Circuit-, and System-Level for Radiofrequency ICs
| Autor: | Elisenda Roca, Francisco V. Fernández, Rafael Castro-Lopez, Ricardo Martins, Antonio Canelas, Nuno Horta, Nuno Lourenço, Fábio Passos |
|---|---|
| Přispěvatelé: | Universidad de Sevilla. Departamento de Electrónica y Electromagnetismo, Fundação para a Ciência e a Tecnologia. Portugal, European Union (UE), European Union (UE). H2020 |
| Jazyk: | angličtina |
| Rok vydání: | 2021 |
| Předmět: |
Optimal design
Electronic design automation General Computer Science optimization-based design Computer science 020209 energy Computation 02 engineering and technology Integrated circuit Multi-objective optimization law.invention Surrogate model law Component (UML) Optimization-based design 0202 electrical engineering electronic engineering information engineering General Materials Science multiobjective optimization Multiobjective optimization radiofrequency integrated circuit General Engineering Similitude TK1-9971 Computer engineering rRadiofrequency integrated circuit Monte Carlo analysis 020201 artificial intelligence & image processing Electrical engineering. Electronics. Nuclear engineering |
| Zdroj: | IEEE Access, Vol 9, Pp 124152-124164 (2021) Digital.CSIC. Repositorio Institucional del CSIC instname idUS. Depósito de Investigación de la Universidad de Sevilla IEEE Access |
| ISSN: | 2169-3536 |
| Popis: | This paper presents an innovative yield-aware synthesis strategy based on a hierarchical bottom-up methodology that uses a multiobjective evolutionary optimization algorithm to design a complete radiofrequency integrated circuit from the passive component level up to the system level. Within it, performances' calculation aims for the highest possible accuracy. A surrogate model calculates the performances for the inductive devices, with accuracy comparable to full electromagnetic simulation; and, an electrical simulator calculates circuit- and system-level performances. Yield is calculated using Monte-Carlo (MC) analysis with the foundry-provided models without any model approximation. The computation of the circuit yield throughout the hierarchy is estimated employing parallelism and reducing the number of simulations by performing MC analysis only to a reduced number of candidate solutions, alleviating the computational requirements during the optimization. The yield of the elements not accurately evaluated is assigned using their degree of similitude to the simulated solutions. The result is a novel synthesis methodology that reduces the total optimization time compared to a complete MC yield-aware optimization. Ultimately, the methodology proposed in this work is compared against other methodologies that do not consider yield throughout the system's complete hierarchy, demonstrating that it is necessary to consider it over the entire hierarchy to achieve robust optimal designs |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|