Preliminary Defect Analysis of 8T SRAM Cells for In-Memory Computing Architectures
| Autor: | L. Ammoura, Patrick Girard, Marie-Lise Flottes, Arnaud Virazel |
|---|---|
| Přispěvatelé: | TEST (TEST), Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier (LIRMM), Centre National de la Recherche Scientifique (CNRS)-Université de Montpellier (UM)-Centre National de la Recherche Scientifique (CNRS)-Université de Montpellier (UM) |
| Rok vydání: | 2021 |
| Předmět: |
Resistive touchscreen
Hardware_MEMORYSTRUCTURES Computer science business.industry Port (circuit theory) Non-volatile memory Set (abstract data type) symbols.namesake Mode (computer interface) test defective cell In-Memory Processing memory mode computing mode Embedded system symbols resistive defect Static random-access memory [SPI.NANO]Engineering Sciences [physics]/Micro and nanotechnologies/Microelectronics business 8T SRAM cell In-Memory Computing Von Neumann architecture |
| Zdroj: | DTIS 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS 2021) 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS 2021), Jun 2021, Montpellier, France. pp.1-4, ⟨10.1109/DTIS53253.2021.9505101⟩ DTIS 2021-16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era DTIS 2021-16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Jun 2021, Montpellier, France. ⟨10.1109/DTIS53253.2021.9505101⟩ |
| DOI: | 10.1109/dtis53253.2021.9505101 |
| Popis: | International audience; In-Memory-Computing (IMC) paradigm has been proposed as an alternative to overcome the memory wall faced by conventional von Neumann computing architectures. IMC architectures proposed today are built either from volatile or non-volatile basic memory cells, but a common feature is that all of them are prone to manufacturing defects in the same way as conventional memories. In this paper, we propose to analyze the behavior of an IMC 8T SRAM cell in presence of defects located in the read port of the cell. A model of a basic IMC memory array has been set up to simulate the behavior of the cell in the two modes of operation: memory mode and computing mode. Resistive short defects were injected into the read port and then analyzed. Preliminary results show that these defects can severely impact the behavior of the 8T SRAM in memory mode as well as computing mode. The final goal of this study is to develop effective test algorithms for these defects. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|