Highly conducting doped poly-Si deposited by hot wire CVD and its applicability as gate material for CMOS devices
Autor: | V. Ramgopal Rao, Anand V. Vairagar, B. Schroeder, N. Venkatramani, Alka Kumbhar, Laxmi K. Sahu, Rajiv O. Dusane, Samadhan B. Patil |
---|---|
Rok vydání: | 2003 |
Předmět: |
Thin Films
Cmos Integrated Circuit Materials science Equivalent series resistance Silicon business.industry Annealing (metallurgy) Metals and Alloys chemistry.chemical_element Surfaces and Interfaces Chemical vapor deposition Electrical Conductivity Conductivity Solar Cells Surfaces Coatings and Films Electronic Optical and Magnetic Materials chemistry Sputtering Semiconductor Doping Materials Chemistry Optoelectronics Wafer Thin film business |
Zdroj: | Thin Solid Films. 430:63-66 |
ISSN: | 0040-6090 |
Popis: | Highly conducting p- and n-type poly-Si:H films were deposited by hot wire chemical vapor deposition (HWCVD) using SiH4+H2+B2H6 and SiH4+H2+PH3 gas mixtures, respectively. Conductivity of 1.2×102 (Ω cm)−1 for the p-type films and 2.25×102 (Ω cm)−1 for the n-type films was obtained. These are the highest values obtained so far by this technique. The increase in conductivity with substrate temperature (Ts) is attributed to the increase in grain size as reflected in the atomic force microscopy results. Interestingly conductivity of n-type films is higher than the p-type films deposited at the same Ts. To test the applicability of these films as gate contact Al/poly-Si/SiO2/Si capacitor structures with oxide thickness of 4 nm were fabricated on n-type c-Si wafers. Sputter etching of the poly-Si was optimized in order to fabricate the devices. The performance of the HWCVD poly-Si as gate material was monitored using C–V measurements on a MOS test device at different frequencies. The results reveal that as deposited poly-Si without annealing shows low series resistance. © Elsevier |
Databáze: | OpenAIRE |
Externí odkaz: |