Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors
| Autor: | Thomas Mikolajick, Shubham Rai, Jens Trommer, Akash Kumar, Walter M. Weber, Michael Raitza |
|---|---|
| Rok vydání: | 2019 |
| Předmět: |
Silicon
ddc:621.3 Computer science Circuit design chemistry.chemical_element Hardware_PERFORMANCEANDRELIABILITY 02 engineering and technology law.invention Arithmetic logic unit law Functionally enhanced logic gates multi-independent gate reconfigurable field-effect transistor (MIGRFET) RFET reconfigurable transistor silicon nanowire (SiNW) transistor three-independent gate field-effect transistor (TIGFET) Hardware_INTEGRATEDCIRCUITS 0202 electrical engineering electronic engineering information engineering Electronic engineering Hardware_ARITHMETICANDLOGICSTRUCTURES Electrical and Electronic Engineering Electronic circuit Transistor Funktional erweiterte Logikgatter Multi-unabhängiger rekonfigurierbarer Feldeffekttransistor (MIGRFET) RFET rekonfigurierbarer Transistor Silizium-Nanodraht-Transistor (SiNW) Drei-Gate-unabhängiger Feldeffekttransistor (TIGFET) 020202 computer hardware & architecture CMOS chemistry Hardware and Architecture Logic gate Field-effect transistor ddc:004 ddc:620 Software Hardware_LOGICDESIGN |
| Zdroj: | IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 27:560-572 |
| ISSN: | 1557-9999 1063-8210 |
| DOI: | 10.1109/tvlsi.2018.2884646 |
| Popis: | An early evaluation in terms of circuit design is essential in order to assess the feasibility and practicability aspects for emerging nanotechnologies. Reconfigurable nanotechnologies, such as silicon or germanium nanowire-based reconfigurable field-effect transistors, hold great promise as suitable primitives for enabling multiple functionalities per computational unit. However, contemporary CMOS circuit designs when applied directly with this emerging nanotechnology often result in suboptimal designs. For example, 31% and 71% larger area was obtained for our two exemplary designs. Hence, new approaches delivering tailored circuit designs are needed to truly tap the exciting feature set of these reconfigurable nanotechnologies. To this effect, we propose six functionally enhanced logic gates based on a reconfigurable nanowire technology and employ these logic gates in efficient circuit designs. We carry out a detailed comparative study for a reconfigurable multifunctional circuit, which shows better normalized circuit delay (20.14%), area (32.40%), and activity as the power metric (40%) while exhibiting similar functionality as compared with the CMOS reference design. We further propose a novel design for a 1-bit arithmetic logic unit-based on silicon nanowire reconfigurable FETs with the area, normalized circuit delay, and activity gains of 30%, 34%, and 36%, respectively, as compared with the contemporary CMOS version. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|