| Autor: |
Alexander Dorflinger, Mark Albers, Johannes Schlatow, Bjorn Fiethe, Harald Michalik, Phillip Keldenich, S'andor P. Fekete |
| Rok vydání: |
2018 |
| Předmět: |
|
| Zdroj: |
2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2018, pp. 66-73, doi: 10.1109/AHS.2018.8541481 |
| DOI: |
10.1109/ahs.2018.8541481 |
| Popis: |
ARM-FPGA coupled platforms allow accelerating the computation of specific algorithms by executing them in the FPGA fabric. Several computation steps of our case study for a stereo vision application have been accelerated by hardware implementations. Dynamic Partial Reconfiguration places these hardware tasks in the programmable logic at appropriate times. For an efficient scheduling, it needs to be decided when and where to execute a task. Although there already exist hardware/software scheduling strategies and algorithms, none exploit all possible optimization techniques: re-use, prefetching, parallelization, and pipelining of hardware tasks. The scheduling algorithm proposed in this paper takes this into account and optimizes for the objectives latency/throughput and power/energy. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
