Parallel Architecture Prototype for 60 GHz High Data Rate Wireless Single Carrier Receiver
| Autor: | Chavdarova, Tatjana, Tentov, Aristotel, Kalendar, Marija |
|---|---|
| Rok vydání: | 2018 |
| Předmět: |
DDC::600 Technik
Medizin angewandte Wissenschaften::620 Ingenieurwissenschaften::620 Ingenieurwissenschaften und zugeordnete Tätigkeiten 004: Datenverarbeitung Informatik DDC::000 Informatik Informationswissenschaft allgemeine Werke::000 Informatik Wissen Systeme::000 Informatik Informationswissenschaft allgemeine Werke |
| DOI: | 10.25673/5640 |
| Popis: | Proceedings of 2nd International Conference on Applied Innovations in IT / Prof. Dr. Siemens, Eduard (2014). Jg. 2. Köthen, 2014, S. 49-56 Nowadays a huge attention of the academia and research teams is attracted to the potential of the usage of the 60 GHz frequency band in the wireless communications. The use of the 60GHz frequency band offers great possibilities for wide variety of applications that are yet to be implemented. These applications also imply huge implementation challenges. Such example is building a high data rate transceiver which at the same time would have very low power consumption. In this paper we present a prototype of Single Carrier -SC transceiver system, illustrating a brief overview of the baseband design, emphasizing the most important decisions that need to be done. A brief overview of the possible approaches when implementing the equalizer, as the most complex module in the SC transceiver, is also presented. The main focus of this paper is to suggest a parallel architecture for the receiver in a Single Carrier communication system. This would provide higher data rates that the communication system canachieve, for a price of higher power consumption. The suggested architecture of such receiver is illustrated in this paper,giving the results of its implementation in comparison with its corresponding serial implementation. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|