An experimental study of coarse-grained reconfigurable system-on-chip-based software-defined radio
| Autor: | Janakiraman Nithiyanantham, Nirmal Kumar Palanisamy |
|---|---|
| Rok vydání: | 2016 |
| Předmět: |
Hardware architecture
Virtex Engineering Coprocessor General Computer Science business.industry 020206 networking & telecommunications 02 engineering and technology Software-defined radio Hardware_PERFORMANCEANDRELIABILITY 020202 computer hardware & architecture Software Computer architecture Gate array Embedded system 0202 electrical engineering electronic engineering information engineering System on a chip Electrical and Electronic Engineering business Field-programmable gate array Software-defined radio reconfigurable architecture field-programmable gate array system-on-chip MOLEN MORPHOSYS ADRES |
| Zdroj: | Volume: 24, Issue: 3 1176-1193 Turkish Journal of Electrical Engineering and Computer Science |
| ISSN: | 1300-0632 1303-6203 |
| Popis: | Software-defined radio (SDR) research deals with a mixture of hardware and software technologies, where RF operating parameters and components are to be set or altered by modifiable software or firmware. This paper describes the coarse-grained reconfigurable array (CGRA) implementations of SDR architecture. This architecture is an extension of traditional SDR in complex adaptation strategies, such as highly reliable communications and efficient utilization of the resources and spectrum upgrade, through its internal states (performance) and hardware architecture. The proposed CGRA-based SDR implementation is based on dynamic partial reconfiguration methodology, which has the capability of reusing the same hardware module to handle different algorithms. This CGRA-based SDR provides greater flexibility and adds new abilities without additional cost. Initially, the SDR system was simulated in the Agilent SystemVue environment to analyze the error boundaries of the proposed SDR architecture. Then the SDR system was coded in the Verilog hardware description language and implemented on top of CGRAs such as the MOLEN, MORPHOSYS, and ADRES reconfigurable system-on-chip (SoC) architectures. These SoC architectures were installed within the Xilinx Virtex 5 field-programmable gate array to analyze the performance of SDR architectures in terms of area utilization, operational speed, power optimization, reconfiguration time, coprocessor execution time, preemption support, and relocation support of the system. The performance analysis indicates that the ADRES SoC architecture is suitable for dynamic partial reconfiguration and the MOLEN SoC architecture is more suitable for power, area, and speed requirements and low circuit complexity compared to other architectures. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|