| Autor: |
Jei-Hwan Yoo, Woo-Seop Kim, Kim Sang-Yun, Hyung-seuk Kim, Jae-Kwan Kim, Soouk Lim, Hoe-ju Chung, Jung-Bae Lee, Moon-Sook Park, Yun-Sang Lee, Jung Sunwoo, Young-don Choi, Hwan-Wook Park, Young-Chan Jang, Chang-Hyun Kim |
| Rok vydání: |
2009 |
| Předmět: |
|
| Zdroj: |
IEEE Journal of Solid-State Circuits. 44:2987-2998 |
| ISSN: |
0018-9200 |
| Popis: |
A 1-Gbit DRAM with 5.8-Gb/s/pin unidirectional differential I/Os was implemented by 70 nm DRAM process and a main memory module with dual in-line memory module was assembled. The implemented DRAM chips have control methods for core noise injection and a cyclic redundancy check (CRC) generator for outer-data inner-command architecture. Measurements for bit error rate and jitter performance of the transmitter was performed on an electrical test board which emulates the real memory system's environment. Also, the effect on power noise was analyzed from the DRAM chips with three class values of power decoupling capacitance for the peripheral part. The results show that no additional coding for the differential I/O protection in DRAM, like CRC, is required up to 5.8-Gb/s/pin operation. |
| Databáze: |
OpenAIRE |
| Externí odkaz: |
|
