A 65nm 1V to 0.5V linear regulator with ultra low quiescent current for mixed-signal ULV SoCs
| Autor: | Julien De Vos, Guerric de Streel, David Bol, Denis Flandre |
|---|---|
| Rok vydání: | 2014 |
| Předmět: |
Engineering
Power supply rejection ratio Switched-mode power supply business.industry Linear regulator Electrical engineering Volt-ampere Mixed-signal integrated circuit Hardware_PERFORMANCEANDRELIABILITY law.invention Capacitor CMOS law Hardware_INTEGRATEDCIRCUITS Electronic engineering business NMOS logic |
| Zdroj: | 2014 IEEE Faible Tension Faible Consommation. |
| DOI: | 10.1109/ftfc.2014.6828597 |
| Popis: | A linear regulator for point of load power delivery with 280nA quiescent current and 0.008mm2 area is presented in this paper. Strong specifications on Power Supply Rejection Ratio (PSRR) and power consumption were included in the design at 0.5V output voltage to supply both low power analog and Ultra-Low-Voltage (ULV) digital circuits with a maximum load current of 0.5mA. Current mode pole splitting and NMOS source follower power stage allows us to optimize PSRR and guarantee stability whilst keeping low silicon footprint for the 6pf on-chip capacitor. We demonstrate its use for supplying a ULV CMOS imager that was manufactured in 65nm LP/GP CMOS process. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|