Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks
| Autor: | Jongsun Park, Swarup Bhunia, Somnath Paul, Anandaroop Ghosh |
|---|---|
| Rok vydání: | 2014 |
| Předmět: |
business.industry
Computer science Energy consumption Operand Hardware and Architecture Filter (video) Embedded system Overhead (computing) Hardware_ARITHMETICANDLOGICSTRUCTURES Electrical and Electronic Engineering business Field-programmable gate array Software Energy (signal processing) Digital signal processing Efficient energy use |
| Zdroj: | IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 22:1314-1327 |
| ISSN: | 1557-9999 1063-8210 |
| DOI: | 10.1109/tvlsi.2013.2271696 |
| Popis: | Field-programmable gate arrays (FPGAs) are being increasingly used as a preferred prototyping and accelerator platform for diverse application domains, such as digital signal processing (DSP), security, and real-time multimedia processing. However, mapping of these applications to FPGA typically suffers from poor energy efficiency because of high energy overhead of programmable interconnects (PI) in FPGA devices. This paper presents an energy-efficient heterogenous application mapping framework in FPGA, where the conventional application mappings to logic and DSP blocks (for DSP-enhanced FPGA devices) are combined with judicious mapping of specific computations to embedded memory blocks. A complete mapping methodology including functional decomposition, fusion, and optimal packing of operations is proposed and efficiently used to reduce the large energy overhead of PIs. Effectiveness of the proposed methodology is verified for a set of common applications using a commercial FPGA system. Experimental results show that the proposed heterogenous mapping approach achieves significant energy improvement for different input bit-widths (e.g., more than 35% of energy savings with 8 bit or smaller bit inputs compared to the corresponding mapping in configurable logic blocks). For further reduction of energy, we propose an energy/accuracy tradeoff approach, where the input operand bit-width is dynamically truncated to reduce memory area and energy at the expense of modest degradation in output-accuracy. We show that using a preferential truncation method, up to 88.6% energy savings can be achieved in a 32-tap finite impulse response filter with modest impact on the filter performance. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|