An Optimization in Conventional Shift &Add Multiplier for Area-Efficient Implementation on FPGA
Autor: | Aneela Pathan, Adil Hussain Chandio, Rizwan Aziz |
---|---|
Rok vydání: | 2022 |
Zdroj: | 2022 International Conference on Emerging Technologies in Electronics, Computing and Communication (ICETECC). |
Databáze: | OpenAIRE |
Externí odkaz: |