Real Chip Evaluation of a Low Power CGRA with Optimized Application Mapping
| Autor: | Ng. Anh Vu Doan, Hayate Okuhara, Yusuke Matshushita, Naoki Ando, Takuya Kojima, Hideharu Amano |
|---|---|
| Rok vydání: | 2018 |
| Předmět: |
business.industry
Pipeline (computing) 02 engineering and technology Chip Measure (mathematics) 020202 computer hardware & architecture Power (physics) Power optimization Reduction (complexity) Computer engineering 0202 electrical engineering electronic engineering information engineering Medicine 020201 artificial intelligence & image processing business Metaheuristic Throughput (business) |
| Zdroj: | HEART |
| Popis: | Even though many optimization methods for CGRAs (Coarse-Grained Reconfigurable Architectures) have been proposed, aggressive power optimization still remains a complex problem to be solved. Moreover, the developments of these methods have mainly been proven on the basis of simulations. Therefore, the questions remains whether they can be applied for a real chip. Here, we consider a real implemented low power CGRA called CCSOTB2, and explore the possibility of the power reduction for this design. This paper proposes to use a metaheuristic method to optimize the power while considering all configurable factors of the CGRA, especially the mapping of an application. This methodology can generate mappings with their related pipeline structure and body bias control automatically. Optimized configurations to use on the real chip are obtained with this methodology and allow to measure the power consumption. The experimental results show a power reduction of 14.2% in average, when compared to a previously-used mapping method which cannot consider body bias and pipeline structure. In addition, the proposed method enables users to select a mapping from various solutions depending on performance requirement and tradeoff possibilities (e.g. throughput vs power consumption). |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|