High-resolution ADC operation up to 19.6 GHz clock frequency
| Autor: | Deepnarayan Gupta, Alan M. Kadin, Oleg A. Mukhanov, T.V. Filippov, Igor V. Vernik, I. Rochwarger, Vasili K. Semenov, Yu.A. Polyakov, D K Brock |
|---|---|
| Rok vydání: | 2001 |
| Předmět: |
Decimation
Computer science Circuit design Clock rate Metals and Alloys Successive approximation ADC Hardware_PERFORMANCEANDRELIABILITY Condensed Matter Physics Chip Effective number of bits Hardware_INTEGRATEDCIRCUITS Materials Chemistry Ceramics and Composites Electronic engineering Demodulation Hardware_ARITHMETICANDLOGICSTRUCTURES Electrical and Electronic Engineering Digital filter |
| Zdroj: | Superconductor Science and Technology. 14:1065-1070 |
| ISSN: | 1361-6668 0953-2048 |
| DOI: | 10.1088/0953-2048/14/12/318 |
| Popis: | We have designed, fabricated and tested the second-generation (2G) design of a high-resolution, dynamically programmable analog-to-digital converter (ADC) for radar and communications applications. The ADC chip uses the phase modulation–demodulation architecture and on-chip digital filtering. The 2G ADC design has been substantially enhanced. Both ADC front-end modulator and demodulator, as well as decimation digital filter, have been redesigned for operation at 20 GHz. Test results of this 6000 Josephson junction 2G ADC chip at clock frequencies up to 19.6 GHz are described. These test results were compared to the results of ADC functional simulation using MATLAB. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|