A Process and Temperature Insensitive CMOS Linear TIA for 100 Gb/s/$\lambda$ PAM-4 Optical Links
| Autor: | Kadaba Lakshmikumar, Vito Boccuzzi, Manohar Nagaraju, Richard Booth, Alexander Kurylak, Joe Pampanin, Romesh Kumar Nandwana |
|---|---|
| Rok vydání: | 2019 |
| Předmět: | |
| Zdroj: | IEEE Journal of Solid-State Circuits. 54:3180-3190 |
| ISSN: | 1558-173X 0018-9200 |
| DOI: | 10.1109/jssc.2019.2939652 |
| Popis: | A linear transimpedance amplifier (TIA) for a 53 GBd PAM-4 optical link to support 100 Gb/s data on a single wavelength is reported. Designed in a 16 nm FinFET CMOS process, the chip consumes 60.8 mW with $\sqrt {\mathrm{Hz}}$ . Transimpedance can be programed from 62 to 83 dB $\rm \Omega $ in 0.5 dB $\rm \Omega $ steps to enable digital automatic gain control. Novel circuit topologies for high-bandwidth, low-noise, low-power, and high-linearity are discussed in detail. The entire signal path is realized with dc-coupled CMOS inverters biased at mid-supply to achieve maximum gain linearity. Dynamic voltage scaling tightly controls the transimpedance value, bandwidth, and in-band peaking across process, temperature, and voltage (PVT) variations to realize a robust macro with a high parametric yield needed in a system-on-chip. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|