Delay Analysis of Half Subtractor using CMOS and Pass Transistor Logic
| Autor: | Rajesh Mehra, Ishika Sharma |
|---|---|
| Rok vydání: | 2016 |
| Předmět: |
Very-large-scale integration
Digital electronics Pass transistor logic Computer science business.industry Transistor Electrical engineering Multiple-emitter transistor Hardware_PERFORMANCEANDRELIABILITY Integrated circuit design law.invention Integrated injection logic CMOS law Subtractor Hardware_INTEGRATEDCIRCUITS business Computer hardware Hardware_LOGICDESIGN |
| Zdroj: | International Journal of Computer Applications. 141:18-22 |
| ISSN: | 0975-8887 |
| DOI: | 10.5120/ijca2016909925 |
| Popis: | In present day skill, designing of low power systems has emerged as one of the vital theme of electronic industries due to the point that, power consumption is drawing much of the absorption in any very large scale integration (VLSI) chip design. Design of low power circuit for high performance is the necessary main concern of VLSI technique. This paper presents designing of Half Subtractor using basic gates which are drawn by conventional CMOS and Pass Transistor Logics based on 45nm technology . In comparison between the conventional CMOS half subtractor and using Pass Transistor Logic the delay is 10.5% less in PTL"s half subtractor which is due to less number of transistors used in Pass Transistor Logic which in further has reduced the transistor count to 28.57%. Keywordssubtractor, pass transistor logic, digital circuits. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|