A Firefly Algorithm approach for routing in VLSI
| Autor: | M. Nasir Ayob, Fariz Hassan, A. Halim Ismail, Amar Faiz Zainal Abidin, M. Safwan Azmi, H. Hassan Basri |
|---|---|
| Rok vydání: | 2012 |
| Předmět: |
Very-large-scale integration
Engineering business.industry Equal-cost multi-path routing Swarm intelligence Computer engineering Link-state routing protocol Embedded system Multipath routing Hardware_INTEGRATEDCIRCUITS Firefly algorithm Routing (electronic design automation) business Hierarchical routing |
| Zdroj: | 2012 International Symposium on Computer Applications and Industrial Electronics (ISCAIE). |
| DOI: | 10.1109/iscaie.2012.6482066 |
| Popis: | Many studies had been conducted in improving the performance of large scale integration circuits that heavily depends on the interconnected routing in the circuits. Strategic choice of wire placement and buffer placement for very large scale integration (VLSI) routing can improve time delay of VLSI circuit. This paper explores the use of Firefly Algorithm in VLSI routing. The location of doglegs is employed to model the firefly that represents the routing solution. The proposed approach is then compared with previous literature for benchmarking. The result indicates that it has a good potential in VLSI routing and can be further extended in future. |
| Databáze: | OpenAIRE |
| Externí odkaz: |
|