A Novel Efficient CNFET-Based Inexact Full Adder Design for Image Processing Applications

Autor: Mehdi Bagherizadeh, Yavar Safaei Mehrabani, Mona Parsapour, Mona Moradi
Rok vydání: 2021
Předmět:
Zdroj: International Journal of Nanoscience. 20:2150016
ISSN: 1793-5350
0219-581X
DOI: 10.1142/s0219581x21500162
Popis: Employing inexact arithmetic circuits in error-resilient applications results in reduction of hardware-level metrics such as power consumption, delay and occupied area. These criteria are very important in portable applications because they are battery limited. Full Adder cell is as a building block of many arithmetic circuits. Therefore, it can influence the performance of the entire digital system. This paper presents a novel low-power and high-speed design of one-bit inexact full adder cell based on 32-nm (CNFET) technology for error resilient applications. This design technique can be utilized in various applications particularly in image processing. The presented design employs capacitive threshold logic (CTL) approach which significantly reduces the number of transistors. The peak signal-to-noise ratio (PSNR) is considered to evaluate accuracy of circuits at application level. Then extensive simulations regarding various power supplies, temperatures and loads at transistor level are performed to measure power consumption and propagation delay criteria. Moreover, some new metrics are introduced to trade-off between application and hardware level parameters. Comprehensive simulations demonstrate the supremacy of the proposed cell than others.
Databáze: OpenAIRE