Verifying the correctness of FPGA logic synthesis algorithms

Autor:	Gregg William Baeckler, Michael D. Hutton, Babette van Antwerpen, Boris Ratchev
Rok vydání:	2003
Předmět:	Programmable logic device High-level verification Correctness Logic synthesis Application-specific integrated circuit Computer science Cad flow Field-programmable gate array Algorithm FPGA prototype
Zdroj:	Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays.
Popis:	Though verification is significantly easier for FPGA-based digital systems than for ASIC or full-custom hardware, there are nonetheless many places for errors to occur.In this paper we discuss the verification problem for FPGAs and describe several methods for verifying end-to-end correctness of synthesis algorithms, a particularly complex portion of the CAD flow. Though the primary contribution of this paper is the analysis of the overall problem, we also give an algorithm for the automatic generation of test-vectors for simulation using information from the synthesis tool, and describe a second testing method that generates purposefully difficult designs in combination with input vectors to test them. We will show the validity of these methods by standard metrics such as simulation node-coverage and through the ability for the method to locate forced errors introduced by the synthesis tool.
Databáze:	OpenAIRE
Externí odkaz:	https://explore.openaire.eu/search/publication?articleId=doi_________::c5e59388322231041fa333a2b503573e https://doi.org/10.1145/611817.611837 Zobrazit plný text záznamu